R React_Dev_LeoOPMember #12026-10-20 02:11 UTC Building an SDR with 3GSPS ADC. Clock jitter is killing our SNR. How clean does the clock really need to be? Any recommended clocking schemes?